MOBILE networks can be operated in a gate-level pipelined fashion allowing high throught-output. If MOBILE gates are directly chained, a four-phase clock scheme is requiered. A single phase scheme has been recently reported that alternates rising and falling edge triggered MOBILE gates. This paper proposes and validates a novel two-phase interconnection scheme resembling conventional domino pipelines. It exhibits advantages in terms of speed with respect to both four-phase and singlephase interconnections schemes. In adition, the new architecture improves logic flexibility regarding domino pipeline counterpart since inverting and non-inverting stages can be interspersed.
circuit is monostable. Increasing to an appropriate maximum value ensures that only the device with the lowest peak current switches from the on-state to the off-state.
Output is high if the driver RTD switches and it is low if the load does. Logic functionality can be achieved if the peak current of one of the RTDs is controlled by an input. In the configuration of the rising edge-triggered inverter MOBILE shown in Fig. 1c , the peak current of the driver RTD can be modulated using the external input signals. RTD peak currents are selected such that the value of the output depends on whether the network transistor evaluates to "1" or to "0".
Rising (falling) edge-triggered MOBILE logic gates evaluate the inputs with the rising (falling) edge of the bias voltage and hold the logic level of the output while the bias voltage is high (low), even though the inputs change (self-latching operation). The output returns to zero (to one) with the falling (rising) edge of the clock until the next evaluation. The self-latching operation allows the implementation of gate-level pipelined architectures without extra memory elements [1] . Conventionally, a four phase clock scheme is applied to operate MOBILE networks. Four clock signals are enough, since the first phase can be used for the fifth level and so on. These signals, with restrictive constraints between rising and falling times and the delays between two consecutives signals, must be distributed for a correct operation of the MOBILE network.
In order to increase the robustness, it is desirable to replace the four-phase clock scheme by a simpler one. In this sense, recently a single clock phase scheme [3] has been proposed which alternates rising and falling edge-triggered stages. However, transistor network implementing functionality in falling edge triggered MOBILE gates is made of p-type transistors, unlike rising edge triggered MOBILE that uses n-type transistors. This translates in larger gate widths and so larger parasitic degrading circuit performance. In spite of their speed advantages, it is well know that domino circuits exhibit a functional limitation such that only non inverting blocks can be chained (a static inverter is added between each two dynamic stages to guarantee that all inputs to the next logic block are set to 0 after the pre-charge period). However, there are many situations where inverting logic needs to be used in conjunction with non inverting logic. Different solutions have been proposed to overcome this limitation including: 1) dual-rail domino circuits which almost doubles the number of transistor compared to single-rail domino circuits, doubling power and in many cases decreasing circuit speed; 2) Logic redesign of the target gate network in order to push inverters towards the inputs of the domino logic section and which in same cases requires replicating parts of the circuit, increasing as well, complexity and power; 3) Modifying gate topology to separately control evaluation and precharge domino operation modes. In general this is accompanied by extra clock phases which make distribution harder. Table 1 In a first experiment, the operation of a chain of ten MOBILE inverters has been evaluated. Inverting (direct connection to the next stage) and non-inverting (loaded with a static CMOS inverter) stages, with fan-out 5, have been interspersed. Fig. 2 shows corners analysis (@1GHz) waveforms corresponding to the clock signal from which both clock phases are obtained (with a two-phase clock generation circuit which has been also designed and included in simulations), the input and the output.
Two-phase MOBILE Networks:
Note that the output switches five clock cycles after each change of the input is captured.
The second experiment deals with the design of a logarithmic binary carry-merge adder. Unlike conventional CMOS domino topologies, in which a static inverter is placed between dynamic stages, reported implementations of such adders [5] embed into the static gate part of the logic functionality of the next dynamic gate (compound domino). Fig. 3a depicts a pipeline realization of this architecture, in which each pipeline stage consists of a dynamic and a static gate (i.e. CM1 and CM2). Note that if a dynamic gate is clocked by V CK,1 , the next one uses V CK,2 and so. Fig. 3b shows the proposed MOBILE counterpart of Fig. 3a . Every gate (dynamic or static) in Fig 3a is now a MOBILE gate and so a pipeline stage. That is, the greater logic flexibility (inverting and non-inverting gates can be interconnected) of this architecture translates in finer gate-level pipelined networks. The proposed interconnection scheme has been fully verified @1GHz (including corners analysis) through the design of an 8 bits Kogge-Stone adder.
Conclusions: A novel domino-inspired pipeline interconnection scheme based on MOBILE has been proposed. Unlike conventional CMOS domino architectures, it is not necessary to intersperse static gates between dynamic stages. This leads to advantages in terms of logic flexibility and a better gate-level pipeline performance.
The correct operation of two key representative networks, implemented in the proposed design style, has been verified from corners simulations of their extracted circuits. 
